---
title: "Yashvanthini Selvam - ECE Student @ Sathyabama Institute of Science & Technology, Chennai | Aspiring RTL Design Engineer | Verilog HDL | ASIC Frontend Design | Digital Design | Cadence Xcelium in Greater Chennai Area | Tal"
description: "Meet Yashvanthini Selvam, ECE Student @ Sathyabama Institute of Science & Technology, Chennai | Aspiring RTL Design Engineer | Verilog HDL | ASIC Frontend Design | Digital Design | Cadence Xcelium based in Greater Chennai Area."
image: "https://tal.club/meet/yashvanthini-selvam/share-image"
---

# Yashvanthini Selvam on Tal

## Headline

ECE Student @ Sathyabama Institute of Science &amp; Technology, Chennai \| Aspiring RTL Design Engineer \| Verilog HDL \| ASIC Frontend Design \| Digital Design \| Cadence Xcelium

## About

Electronics and Communication Engineering student specializing in RTL Design and Frontend VLSI Design\. Skilled in Verilog HDL, FSM Design, Digital Logic Design, and Timing Concepts with hands\-on experience in designing and simulating hardware modules\. Developed multiple RTL projects including Synchronous FIFO, AMBA APB Protocol, and UART Communication Protocol using Verilog\. Experienced in waveform analysis, testbench development, and debugging using Cadence Xcelium and ModelSim\. Actively seeking Internship or Entry\-Level opportunities in RTL Design, ASIC Frontend Design, FPGA Design, and Digital IC Design where I can contribute to high\-performance semiconductor systems and continue building strong VLSI expertise\.

## Location

Greater Chennai Area

## Education

Bachelor of Engineering, Electrical, Electronics and Communications Engineering, Sathyabama Institute of Science &amp; Technology, Chennai

[View the original profile](https://tal.club/meet/yashvanthini-selvam)

```json
{
  "@context": "https://schema.org",
  "@graph": [
    {
      "@type": "Person",
      "@id": "https://tal.club/meet/yashvanthini-selvam#person",
      "name": "Yashvanthini Selvam",
      "url": "https://tal.club/meet/yashvanthini-selvam",
      "image": "https://tal.club/meet/yashvanthini-selvam/profile-photo.jpg",
      "description": "Meet Yashvanthini Selvam, ECE Student @ Sathyabama Institute of Science & Technology, Chennai | Aspiring RTL Design Engineer | Verilog HDL | ASIC Frontend Design | Digital Design | Cadence Xcelium based in Greater Chennai Area.",
      "jobTitle": "ECE Student @ Sathyabama Institute of Science & Technology, Chennai | Aspiring RTL Design Engineer | Verilog HDL | ASIC Frontend Design | Digital Design | Cadence Xcelium",
      "homeLocation": {
        "@type": "Place",
        "name": "Greater Chennai Area"
      },
      "alumniOf": [
        {
          "@type": "EducationalOrganization",
          "name": "Sathyabama Institute of Science & Technology, Chennai"
        }
      ],
      "mainEntityOfPage": {
        "@id": "https://tal.club/meet/yashvanthini-selvam#webpage"
      }
    },
    {
      "@type": "ProfilePage",
      "@id": "https://tal.club/meet/yashvanthini-selvam#webpage",
      "url": "https://tal.club/meet/yashvanthini-selvam",
      "name": "Yashvanthini Selvam on Tal",
      "description": "Meet Yashvanthini Selvam, ECE Student @ Sathyabama Institute of Science & Technology, Chennai | Aspiring RTL Design Engineer | Verilog HDL | ASIC Frontend Design | Digital Design | Cadence Xcelium based in Greater Chennai Area.",
      "dateModified": "2026-06-10T13:56:01.179Z",
      "isPartOf": {
        "@id": "https://tal.club/#website"
      },
      "mainEntity": {
        "@id": "https://tal.club/meet/yashvanthini-selvam#person"
      },
      "primaryImageOfPage": {
        "@type": "ImageObject",
        "url": "https://tal.club/meet/yashvanthini-selvam/profile-photo.jpg",
        "contentUrl": "https://tal.club/meet/yashvanthini-selvam/profile-photo.jpg",
        "caption": "Yashvanthini Selvam profile photo on Tal"
      },
      "inLanguage": "en-IN"
    }
  ]
}
```
