VIMLESH KUMAR
Physical Design Engineer at NXP Semiconductor
Bengaluru
11+ years of work experience
Apr 20266 mosPresent
Jun 20214 yrs 11 mosApr 2026
India
Mar 20201 yr 4 mosJun 2021
Bengaluru, Karnataka, India
Ownership of block level PnR from RTL to GDS.
Worked on signoff STA, Physical Verification using Calibre, EMIR using Redhawk
Apr 20173 yrsMar 2020
Bengaluru, Karnataka, India
Ownership of block level PnR from RTL till GDS. Worked in Qualcomm and Samsung projects and completed tapeouts of complex blocks with high frequency feedthroughs.
Sep 20151 yr 8 mosApr 2017
Bengaluru Area, India
Worked on integrated GPU blocks based on 10nm and 14nm technology node. I was responsible for achieving signoff quality of GDS by working on PnR, Physical Verification, signoff STA and PDN.
Dec 20149 mosAug 2015
Hyderabad, India
Worked in defense labs, and helped clients in achieving DO 254 standards using Mentor Graphics EDA tools. Trained customers on new tools and technologies. Helped in writing testbench using System Verilog.
VIMLESH’s AI Stack
Education
Bachelor of Technology (B.Tech.), Electrical, Electronics and Communications Engineering
Chaudhary Charan Singh University , Meerut
20094 yrs2013
Join VIMLESH and 10k+ other professionals on
Tal is the app where bosses meet engineers & builders directly, without middlemen
Download Tal Boss