Twaheer N profile photo 1 on Tal

Twaheer N

Design verification engineer

Bengaluru

< 1 year of work experience

Saksham Semiconductors
Mar 20253 mosMay 2025

Learned the basics of analog circuit design including amplifiers and filters. Worked on creating and testing analog circuits using Cadence Virtuoso. Performed simulations like DC and AC analysis to check circuit performance. Gained hands-on experience with layout and checking tools like LVS and DRC
Rooman Technology
Oct 20245 mosFeb 2025

Gained hands-on experience in VLSI design, RTL coding, and verification methodologies. Designed and implemented Verilog-based RTL designs using Cadence and Vivado tools. Performed timing analysis, synthesis, and simulation of digital circuits. Worked on SystemVerilog and UVM to develop efficient verification testbenches.

Twaheer’s AI Stack

claude
claude

Education

Bachelor of Engineering - BE, Electronics and communication

AGM Rural College of Engineering & Technology, VARUR

20214 yrs2025
SJR

XII (CBSE)

SJR

20182 yrs2020

Join Twaheer and 10k+ other professionals on

Tal Boss

Tal is the app where bosses meet engineers & builders directly, without middlemen

Download Tal Boss

Twaheer N on Tal

Headline

Design verification engineer

About

As an electronics engineer with a strong interest in analog circuit design, I have practical experience creating, modeling, and evaluating analog systems with programs like Multisim, Cadence, and LTspice. I recently finished my internship at Saksham Semiconductors, where I worked on the basics of analog layout, biasing techniques, and operational amplifiers. I'm currently honing my skills in VLSI analog design and getting ready for technical interviews and practical design problems. My objective is to work as an Analog Design Engineer on advanced analog integrated circuits or mixed-signal systems for a major electronics company.

Location

Bengaluru

AI stack

claude

Work experience

Analog Design Engineer at Saksham Semiconductors, Mar 2025 - May 2025 · 3 mos, Learned the basics of analog circuit design including amplifiers and filters. Worked on creating and testing analog circuits using Cadence Virtuoso. Performed simulations like DC and AC analysis to check circuit performance. Gained hands-on experience with layout and checking tools like LVS and DRC

Design Engineering Intern at Rooman Technology, Oct 2024 - Feb 2025 · 5 mos, Gained hands-on experience in VLSI design, RTL coding, and verification methodologies. Designed and implemented Verilog-based RTL designs using Cadence and Vivado tools. Performed timing analysis, synthesis, and simulation of digital circuits. Worked on SystemVerilog and UVM to develop efficient verification testbenches.

Education

Bachelor of Engineering - BE, Electronics and communication, AGM Rural College of Engineering & Technology, VARUR

XII (CBSE), SJR

Twaheer N - Analog Design Engineer in Bengaluru | Tal