---
title: "sai shanmukh chipurupalli - Associate DSP Engineer in Hyderabad | Tal"
description: "Meet sai shanmukh chipurupalli, DSP on SoCs/FPGAs | RTL Design | Custom IP Design | Validation | EW Systems based in Hyderabad. AI stack includes claude code, codex, and openai."
image: "https://tal.club/meet/sai-shanmukh/share-image"
---

# sai shanmukh chipurupalli on Tal

## Headline

DSP on SoCs/FPGAs \| RTL Design \| Custom IP Design \| Validation \| EW Systems

## About

DSP/RTL Engineer with 2 years of experience in Verilog RTL design, FPGA prototyping, synthesis, timing closure, and hardware debug\. Proven in delivering synthesizable RTL for complex digital and signal\-processing blocks, with strong knowledge of RF receiver systems in Radar and EW domains and experience collaborating across algorithm, hardware, verification, and system teams\.

## Location

Hyderabad

## AI stack

claude code

codex

openai

## Work experience

Associate DSP Engineer at CONSTELLI, Jul 2024 \- Present · 2 yrs 5 mos

Trainee Intern at CONSTELLI, Jan 2024 \- Jun 2024 · 6 mos, Developing Virtual Instruments to implement environments for Radar systems and Telemetry devices\.

Winter Mentorship Program at Dyumnin Semiconductors \(OPC\) Private Limited, Nov 2023 \- Jan 2024 · 3 mos, Remote, Developing VIP for serial communication protocols using Cocotb

VLSI Chip Design Intern at Vyorius, Mar 2021 \- Jun 2021 · 4 mos, Remote, Learning about various FPGA and ASIC design architectures and developing the DUT for verification of their functionalities\.

## Education

Bachelor of Technology \- BTech, Electrical, Electronics and Communications Engineering, VNR Vignana Jyothi Institute of Engineering and Technology \(VNRVJIET\)

[View the original profile](https://tal.club/meet/sai-shanmukh)

```json
{
  "@context": "https://schema.org",
  "@graph": [
    {
      "@type": "Person",
      "@id": "https://tal.club/meet/sai-shanmukh#person",
      "name": "sai shanmukh chipurupalli",
      "url": "https://tal.club/meet/sai-shanmukh",
      "image": "https://tal.club/meet/sai-shanmukh/profile-photo.jpg",
      "description": "Meet sai shanmukh chipurupalli, DSP on SoCs/FPGAs | RTL Design | Custom IP Design | Validation | EW Systems based in Hyderabad. AI stack includes claude code, codex, and openai.",
      "jobTitle": "Associate DSP Engineer",
      "worksFor": {
        "@type": "Organization",
        "name": "CONSTELLI"
      },
      "hasOccupation": {
        "@type": "Occupation",
        "name": "Associate DSP Engineer"
      },
      "homeLocation": {
        "@type": "Place",
        "name": "Hyderabad"
      },
      "alumniOf": [
        {
          "@type": "EducationalOrganization",
          "name": "VNR Vignana Jyothi Institute of Engineering and Technology (VNRVJIET)"
        }
      ],
      "knowsAbout": [
        "claude code",
        "codex",
        "openai"
      ],
      "mainEntityOfPage": {
        "@id": "https://tal.club/meet/sai-shanmukh#webpage"
      }
    },
    {
      "@type": "ProfilePage",
      "@id": "https://tal.club/meet/sai-shanmukh#webpage",
      "url": "https://tal.club/meet/sai-shanmukh",
      "name": "sai shanmukh chipurupalli on Tal",
      "description": "Meet sai shanmukh chipurupalli, DSP on SoCs/FPGAs | RTL Design | Custom IP Design | Validation | EW Systems based in Hyderabad. AI stack includes claude code, codex, and openai.",
      "dateModified": "2026-11-09T03:03:10.446Z",
      "isPartOf": {
        "@id": "https://tal.club/#website"
      },
      "mainEntity": {
        "@id": "https://tal.club/meet/sai-shanmukh#person"
      },
      "primaryImageOfPage": {
        "@type": "ImageObject",
        "url": "https://tal.club/meet/sai-shanmukh/profile-photo.jpg",
        "contentUrl": "https://tal.club/meet/sai-shanmukh/profile-photo.jpg",
        "caption": "sai shanmukh chipurupalli profile photo on Tal"
      },
      "inLanguage": "en-IN"
    }
  ]
}
```
