---
title: "Mohit V. - Logic Design Engineer in Rajasthan | Tal"
description: "Meet Mohit V., Logic design engineer based in Rajasthan."
image: "https://tal.club/meet/mohit-vyas/share-image"
---

# Mohit V\. on Tal

## Headline

Logic design engineer

## About

RTL Design engineer with a deep interest in computer architecture and signal processing\. Posses strong knowledge of implementation tasks like CDC, STA, synthesis, power analysis etc in addition to design\.

## Location

Rajasthan

## Work experience

Logic Design Engineer at IBM, Jun 2024 \- Present · 2 yrs 3 mos, Bengaluru, Karnataka, India, Working as part of the P\-processor design team under ISDL group\. Responsible for the RTL closure of cache coherent fabric design\.

Digital Design Engineer at Analog Devices, Jan 2023 \- Jun 2024 · 1 yr 6 mos, Bengaluru, Karnataka, India, Worked in the wireless platforms group on the design of 5G radio\. Involved in the RTL design, STA setup, CDC closure, synthesis across two products\.

Si \- Design Engineer 2 at AMD, Jun 2022 \- Jan 2023 · 8 mos, Hyderabad, Telangana, India, Continuation of my responsibilities at Xilinx\.

Design Engineer 1 at Xilinx, Jul 2020 \- Jun 2022 · 2 yrs, Hyderabad, Telangana, India, Worked as part of the interconnect design team under the fabric design group\. Worked on the timing characterization, RTL design and post Si debug\.

Teaching Assistant at Birla Institute of Technology and Science, Pilani, Jan 2020 \- Jul 2020 · 7 mos, Pilani, Assisted in lab sessions for 70\+ students to teach the applications of Verilog in logic design and computer architecture\.

## Education

B\.E\. \(Hons\.\) Electrical and Electronics Engineering, Electrical and Electronics Engineering, Birla Institute of Technology and Science, Pilani

AISSCE, kendriya vidyalaya

[View the original profile](https://tal.club/meet/mohit-vyas)

```json
{
  "@context": "https://schema.org",
  "@graph": [
    {
      "@type": "Person",
      "@id": "https://tal.club/meet/mohit-vyas#person",
      "name": "Mohit V.",
      "url": "https://tal.club/meet/mohit-vyas",
      "image": "https://tal.club/meet/mohit-vyas/profile-photo.jpg",
      "description": "Meet Mohit V., Logic design engineer based in Rajasthan.",
      "jobTitle": "Logic Design Engineer",
      "worksFor": {
        "@type": "Organization",
        "name": "IBM"
      },
      "hasOccupation": {
        "@type": "Occupation",
        "name": "Logic Design Engineer"
      },
      "homeLocation": {
        "@type": "Place",
        "name": "Rajasthan"
      },
      "alumniOf": [
        {
          "@type": "EducationalOrganization",
          "name": "Birla Institute of Technology and Science, Pilani"
        },
        {
          "@type": "EducationalOrganization",
          "name": "kendriya vidyalaya"
        }
      ],
      "mainEntityOfPage": {
        "@id": "https://tal.club/meet/mohit-vyas#webpage"
      }
    },
    {
      "@type": "ProfilePage",
      "@id": "https://tal.club/meet/mohit-vyas#webpage",
      "url": "https://tal.club/meet/mohit-vyas",
      "name": "Mohit V. on Tal",
      "description": "Meet Mohit V., Logic design engineer based in Rajasthan.",
      "dateModified": "2026-08-19T05:36:07.712Z",
      "isPartOf": {
        "@id": "https://tal.club/#website"
      },
      "mainEntity": {
        "@id": "https://tal.club/meet/mohit-vyas#person"
      },
      "primaryImageOfPage": {
        "@type": "ImageObject",
        "url": "https://tal.club/meet/mohit-vyas/profile-photo.jpg",
        "contentUrl": "https://tal.club/meet/mohit-vyas/profile-photo.jpg",
        "caption": "Mohit V. profile photo on Tal"
      },
      "inLanguage": "en-IN"
    }
  ]
}
```