VLSI Design Verification Engineer | RTL Verification | SystemVerilog | ASIC DV | Verilog HDL | FIFO Design | UVM (In Progress)

Bachelor's degree, Electrical, Electronics and Communications Engineering
Central Board of Secondary Education (CBSE)

Bachelor's degree, Electrical, Electronics and Communications Engineering
Sri Venkateshwara College of Engineering, BANGALORE
Join Likith and 10k+ other professionals on
Tal is the app where bosses meet engineers & builders directly, without middlemen
Download Tal BossVLSI Design Verification Engineer | RTL Verification | SystemVerilog | ASIC DV | Verilog HDL | FIFO Design | UVM (In Progress)
Bengaluru
Bachelor's degree, Electrical, Electronics and Communications Engineering, Central Board of Secondary Education (CBSE)
Bachelor's degree, Electrical, Electronics and Communications Engineering, Sri Venkateshwara College of Engineering, BANGALORE