---
title: "Jayarami Reddy S - Verification Engineer in Hyderabad | Tal"
description: "Meet Jayarami Reddy S, Final-Year ECE Student at VNR VJIET | DRDL Intern | SystemVerilog & UVM | Aspiring Design & Verification Engineer in VLSI based in Hyderabad. AI stack includes anthropic apis, langgraph, and notion."
image: "https://tal.club/meet/jayarami/share-image"
---

# Jayarami Reddy S on Tal

## Headline

Final\-Year ECE Student at VNR VJIET \| DRDL Intern \| SystemVerilog & UVM \| Aspiring Design & Verification Engineer in VLSI

## Location

Hyderabad

## AI stack

anthropic apis

langgraph

notion

ollama

## Work experience

Verification Engineer at Sumedha Institute of Technology, Oct 2024 \- Present · 1 yr 9 mos, Telangana, India, I am currently training as a Design and Verification Engineer at Sumedha it, gaining hands\-on experience in verification methodologies, testbench development, and FPGA\-based design\. This training is enhancing my skills in ASIC and FPGA verification, preparing me for real\-world industry challenges\.

Internship Trainee at Defence Research and Development Laboratory \(DRDL\) \- DRDO, Jun 2024 \- Jul 2024 · 2 mos, Hyderabad, Telangana, India, Internship at DRDO DRDL \(Defense Research and Development Laboratory\) During my internship at DRDO DRDL, I was exposed to cutting\-edge research and development in the field of defense systems and technologies\. My responsibilities included: Research & Analysis: Conducted in\-depth research on critical defense technologies, enhancing my understanding of advanced systems\. Hands\-On Experience: Gained practical exposure to \*\*ANSYS\*\*, applying it to analyze and optimize defense\-related components\. Design and Simulation: Worked on the design and simulation of key systems, ensuring compliance with technical and defense standards\. Collaboration: Engaged with senior scientists and engineers, participated in technical discussions, and learned about the integration of theoretical concepts into real\-world applications\. Documentation and Reporting: Documented findings, prepared technical reports, and presented results to the team, improving my technical writing and presentation skills\. This internship enhanced my technical expertise, problem\-solving abilities, and understanding of the rigorous standards required for developing defense technologies\. It was a valuable experience that reinforced my passion for engineering and research in high\-tech domains\.

## Education

Minors is AIML, Artificial Intelligence and machine learning, VNR Vignana Jyothi Institute of Engineering and Technology \(VNRVJIET\)

Bachelor of Technology \- BTech, Electrical, Electronics and Communications Engineering, VNR Vignana Jyothi Institute of Engineering and Technology \(VNRVJIET\)

[View the original profile](https://tal.club/meet/jayarami)

```json
{
  "@context": "https://schema.org",
  "@graph": [
    {
      "@type": "Person",
      "@id": "https://tal.club/meet/jayarami#person",
      "name": "Jayarami Reddy S",
      "url": "https://tal.club/meet/jayarami",
      "description": "Meet Jayarami Reddy S, Final-Year ECE Student at VNR VJIET | DRDL Intern | SystemVerilog & UVM | Aspiring Design & Verification Engineer in VLSI based in Hyderabad. AI stack includes anthropic apis, langgraph, and notion.",
      "jobTitle": "Verification Engineer",
      "worksFor": {
        "@type": "Organization",
        "name": "Sumedha Institute of Technology"
      },
      "hasOccupation": {
        "@type": "Occupation",
        "name": "Verification Engineer"
      },
      "homeLocation": {
        "@type": "Place",
        "name": "Hyderabad"
      },
      "alumniOf": [
        {
          "@type": "EducationalOrganization",
          "name": "VNR Vignana Jyothi Institute of Engineering and Technology (VNRVJIET)"
        },
        {
          "@type": "EducationalOrganization",
          "name": "VNR Vignana Jyothi Institute of Engineering and Technology (VNRVJIET)"
        }
      ],
      "knowsAbout": [
        "anthropic apis",
        "langgraph",
        "notion",
        "ollama"
      ],
      "mainEntityOfPage": {
        "@id": "https://tal.club/meet/jayarami#webpage"
      }
    },
    {
      "@type": "ProfilePage",
      "@id": "https://tal.club/meet/jayarami#webpage",
      "url": "https://tal.club/meet/jayarami",
      "name": "Jayarami Reddy S on Tal",
      "description": "Meet Jayarami Reddy S, Final-Year ECE Student at VNR VJIET | DRDL Intern | SystemVerilog & UVM | Aspiring Design & Verification Engineer in VLSI based in Hyderabad. AI stack includes anthropic apis, langgraph, and notion.",
      "dateModified": "2026-06-30T03:16:42.918Z",
      "isPartOf": {
        "@id": "https://tal.club/#website"
      },
      "mainEntity": {
        "@id": "https://tal.club/meet/jayarami#person"
      },
      "inLanguage": "en-IN"
    }
  ]
}
```