SOC Design Engineer at ARM | Ex - Intel |M.Tech Microelectronics & VLSI Design |NIT Calicut

Hybrid








M.Tech, Microelectronics & VLSI Design
National institute of technology Calicut

B.Tech, Electronics and Communication Engineering
Madan Mohan Malaviya University of Technology
Join Dhananjay and 10k+ other professionals on
Tal is the app where bosses meet engineers & builders directly, without middlemen
Download Tal BossSOC Design Engineer at ARM | Ex - Intel |M.Tech Microelectronics & VLSI Design |NIT Calicut
Dedicated SoC Logic Design Engineer with 3+years of experience in Design of DDR/Memory Subsystem, Clock Domain Crossing (CDC), Reset Domain Crossing(RDC) and IP integration in SoC. Proven track record of contributing to high-performance designs at Intel with strong problem-solving skills and attention to detail. Adept at collaborating across teams to deliver efficient, scalable solutions within stringent timelines.
Bengaluru
claude code
claude
codex
gemini
SoC Design Engineer at Arm, Jan 2025 - Present · 1 yr 9 mos, Hybrid
SoC Design Engineer at Intel Corporation, Jul 2022 - Jan 2025 · 2 yrs 7 mos, -Design and Integration of DDR Subsystem, ensuring compliance with timing and area constraints. -Owned SoC partitions for CDC/RDC ,managing metastability and ensuring data integrity across clock domains. -Applied UPF methodologies to the DDR Subsystem, ensuring power intent consistency and effective power management. -Collaborated with cross-functional teams to integrate IPs into SoC designs,resolving issues and improving design efficiency. -Conducted VC lint checks on RTL designs, identifying and resolving code quality issues and improving design robustness. -Automated processes using scripting languages improving overall productivity.
SoC Design Engineer at Intel Corporation, Jul 2021 - Jun 2022 · 1 yr, -Integrated various IP blocks into the System on Chip (SoC) Design,ensuring seamless functionality and performance. -Ramped up and conducted thorough CDC/RDC analysis and implemented solutions to mitigate metastability issues, enhancing the reliability of the SoC. -Utilized industry-standard tools and methodologies to achieve project milestones within deadlines.
Assistant System Engineer at Tata Consultancy Services, Nov 2018 - Dec 2019 · 1 yr 2 mos
M.Tech, Microelectronics & VLSI Design, National institute of technology Calicut
B.Tech, Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology