Senior Verification Engineer at Wipro

Hyderabad

Hyderbad

Hyderabad, Telangana, India
BTech - Bachelor of Technology, Electronics and Communications Engineering
Vignan's Institute of Information Technology, Beside VSEZ, Duvvada, Gajuwaka,Vadlapudi (P.O)Pin-530049 (CC-L3)

Bachelor of Technology, Electrical, Electronics and Communications Engineering
Vignan institute of technology and science
Join MEEGADA and 10k+ other professionals on
Tal is the app where bosses meet engineers & builders directly, without middlemen
Download Tal BossSenior Verification Engineer at Wipro
Hi, I am Meegada Chandra Sekhar. Over the years I have garnered academic experience to refine my skills and learn in various fields. I believe in continuous and diversified learning and love challenging projects. My areas of interest include Design verification, SOC and ASIC design. • I have 6+ years of experience as SOC/IP/NOC level Verification Engineer. • Also worked in MBIST verification for NOC projects. • Extensive Skills in Verilog, System Verilog and UVM. • Having basic knowledge of JTAG,AMBA-AHB Protocol and AXI Protocol , PCIe Protocol & USB. • Good knowledge of Verification Methodologies like UVM. • .Experience in developing verification plan and test cases. Analyzing and reporting coverage. • Good understanding of RTL coding, debugging issues and running simulations. • Very good knowledge of debugging issues at block level. • I have supported post silicon validation with DFx & DFd JTAG/USB blocks
Andhra Pradesh
Senior Design Verification Engineer at Wipro, Aug 2024 - Present · 2 yrs 2 mos, Hyderabad
Senior Validation Engineer at Wipro, Aug 2024 - Present · 2 yrs 2 mos, Worked in multiple SOC projects which cover the Functional Verification & Coverage related aspects in each of the projects.
Design Verification Engineer at Marquee Semiconductor, Jan 2023 - Aug 2024 · 1 yr 8 mos, Hyderbad
Senior Validation Engineer at Marqueesemi, Jan 2023 - Jul 2024 · 1 yr 7 mos, Accomplished at Client [AMD-Xilinx] from Jan 2022, specializing in the NOC verification. Owning the MBIST testing for the NOC blocks for all the cores. Verifying the patterns through developing the testbench.
Verification Engineer at Tessolve, Nov 2021 - Dec 2022 · 1 yr 2 mos, Hyderabad, Telangana, India, i am always open to enchance my skills and build up the good growing career
Validation Engineer at Tessolve Semiconductors Pvt Ltd, Nov 2021 - Dec 2022 · 1 yr 2 mos, Served as a verification engineer at Tessolve Semiconductors for the clients RAMBUS & INTEL-IND.
BTech - Bachelor of Technology, Electronics and Communications Engineering, Vignan's Institute of Information Technology, Beside VSEZ, Duvvada, Gajuwaka,Vadlapudi (P.O)Pin-530049 (CC-L3)
Bachelor of Technology, Electrical, Electronics and Communications Engineering, Vignan institute of technology and science