---
title: "Chaitanya Jadhav - R&D Engineer IC Design in Bengaluru | Tal"
description: "Meet Chaitanya Jadhav, DV@Broadcom | IIITA | VLSI & Microelectronics based in Bengaluru. AI stack includes claude code."
image: "https://tal.club/meet/chaitanya-jadhav/share-image"
---

# Chaitanya Jadhav on Tal

## Headline

DV@Broadcom \| IIITA \| VLSI &amp; Microelectronics

## About

DV Engineer with 6 years of experience in Core/IP level verification for various WLAN design blocks at Qualcomm\. Currently working on Interrupt IP in Data Fabric team of AMD\. HDL: Verilog, System Verilog\. HVL : System Verilog and UVM\. Tools : Verdi , DVE , Jasper Gold\(Formal Verification\) Scripting : Perl, Python\. I like to excel through smart work, skill set , research and by taking up challenging tasks and responsibilities; with an aim of growth and career advancement\. I like to explore about different recent research and development and looking for opportunity in R&amp;D areas\.

## Location

Bengaluru

## AI stack

claude code

## Work experience

R&amp;D Engineer IC Design at Broadcom, Nov 2025 \- Present · 1 yr, Bengaluru, Karnataka, India

Senior Design Verification Engineer at AMD, Jan 2024 \- Nov 2025 · 1 yr 11 mos, Bangalore Urban, Karnataka, India

Senior Design Verification Engineer at Qualcomm, Nov 2022 \- Jan 2024 · 1 yr 3 mos, On\-site

Design Verification Engineer at Qualcomm, Jun 2020 \- Nov 2022 · 2 yrs 6 mos, Bengaluru, Karnataka, India

## Education

Electronics and Communications Engineering, Indian Institute Of Information Technology allahabad

[View the original profile](https://tal.club/meet/chaitanya-jadhav)

```json
{
  "@context": "https://schema.org",
  "@graph": [
    {
      "@type": "Person",
      "@id": "https://tal.club/meet/chaitanya-jadhav#person",
      "name": "Chaitanya Jadhav",
      "url": "https://tal.club/meet/chaitanya-jadhav",
      "image": "https://tal.club/meet/chaitanya-jadhav/profile-photo.jpg",
      "description": "Meet Chaitanya Jadhav, DV@Broadcom | IIITA | VLSI & Microelectronics based in Bengaluru. AI stack includes claude code.",
      "jobTitle": "R&D Engineer IC Design",
      "worksFor": {
        "@type": "Organization",
        "name": "Broadcom"
      },
      "hasOccupation": {
        "@type": "Occupation",
        "name": "R&D Engineer IC Design"
      },
      "homeLocation": {
        "@type": "Place",
        "name": "Bengaluru"
      },
      "alumniOf": [
        {
          "@type": "EducationalOrganization",
          "name": "Indian Institute Of Information Technology allahabad"
        }
      ],
      "knowsAbout": [
        "claude code"
      ],
      "mainEntityOfPage": {
        "@id": "https://tal.club/meet/chaitanya-jadhav#webpage"
      }
    },
    {
      "@type": "ProfilePage",
      "@id": "https://tal.club/meet/chaitanya-jadhav#webpage",
      "url": "https://tal.club/meet/chaitanya-jadhav",
      "name": "Chaitanya Jadhav on Tal",
      "description": "Meet Chaitanya Jadhav, DV@Broadcom | IIITA | VLSI & Microelectronics based in Bengaluru. AI stack includes claude code.",
      "dateModified": "2026-10-21T07:07:00.492Z",
      "isPartOf": {
        "@id": "https://tal.club/#website"
      },
      "mainEntity": {
        "@id": "https://tal.club/meet/chaitanya-jadhav#person"
      },
      "primaryImageOfPage": {
        "@type": "ImageObject",
        "url": "https://tal.club/meet/chaitanya-jadhav/profile-photo.jpg",
        "contentUrl": "https://tal.club/meet/chaitanya-jadhav/profile-photo.jpg",
        "caption": "Chaitanya Jadhav profile photo on Tal"
      },
      "inLanguage": "en-IN"
    }
  ]
}
```
