Ankit Verma profile photo 1 on Tal

Ankit Verma

Digital Design Engineer at Texas Instruments

Bengaluru

7+ years of work experience

Texas Instruments
Jul 20233 yrs 3 mosPresent

Bengaluru, Karnataka, India

Currently I am working in the Ethernet Team of TI, fulfilling following tasks: Performing Lint, CDC, ECOs and LEC for final RTL releases. Generating RTL designs for the projects and its verification. Design verification on Palladium. Debugging issues during design cycle. Generating digital equivalent models of analog channels and its corresponding noises for performance check. Established flow for FPGA synthesis.
Indian Institute of Science (IISc)
Aug 20211 yr 11 mosJun 2023

Bangalore Urban, Karnataka, India

Engineers India Limited
Sep 20191 yr 11 mosJul 2021

Bathinda, Karnataka

Tata Power-DDL
Jul 20192 mosAug 2019

New Delhi, Delhi, India

AZAD-1, Student Nanosatellite, MANIT Bhopal
Jun 201810 mosMar 2019

Bhopal Area, India

Ankit’s AI Stack

claude code
claude code

Education

Indian Institute of Science (IISc)

Master of Technology - MTech, Electrical and Electronics Engineering

Indian Institute of Science (IISc)

20212 yrs2023
Maulana Azad National Institute of Technology

B. Tech, Electrical Engineering

Maulana Azad National Institute of Technology

20154 yrs2019

Join Ankit and 10k+ other professionals on

Tal Boss

Tal is the app where bosses meet engineers & builders directly, without middlemen

Download Tal Boss

Ankit Verma on Tal

Headline

Digital Design Engineer at Texas Instruments

Location

Bengaluru

AI stack

claude code

Work experience

Digital Design Engineer at Texas Instruments, Jul 2023 - Present · 3 yrs 3 mos, Bengaluru, Karnataka, India, Currently I am working in the Ethernet Team of TI, fulfilling following tasks: Performing Lint, CDC, ECOs and LEC for final RTL releases. Generating RTL designs for the projects and its verification. Design verification on Palladium. Debugging issues during design cycle. Generating digital equivalent models of analog channels and its corresponding noises for performance check. Established flow for FPGA synthesis.

Graduate Student at Indian Institute of Science (IISc), Aug 2021 - Jun 2023 · 1 yr 11 mos, Bangalore Urban, Karnataka, India

Engineer at Engineers India Limited, Sep 2019 - Jul 2021 · 1 yr 11 mos, Bathinda, Karnataka

Engineer Trainee at Tata Power-DDL, Jul 2019 - Aug 2019 · 2 mos, New Delhi, Delhi, India

Team Lead at AZAD-1, Student Nanosatellite, MANIT Bhopal, Jun 2018 - Mar 2019 · 10 mos, Bhopal Area, India

Education

Master of Technology - MTech, Electrical and Electronics Engineering, Indian Institute of Science (IISc)

B. Tech, Electrical Engineering, Maulana Azad National Institute of Technology

Ankit Verma - Digital Design Engineer in Bengaluru | Tal